

© Peeter Ellervee CEBE 2010-10-03

Reconfigurable High Speed Data Pre-Processing Unit for Bioimpedance Measurements

Peeter Ellervee¹
 Vadim Pesonen¹, Maksim Gorev¹, Paul Annus², Mart Min²,
¹ Department of Computer Engineering, TUT
² Department of Electronics, TUT

TALINNNA TEHNIKAU KÜL
 TARTU ÜHISKÜLAKOOL

1

© Peeter Ellervee CEBE 2010-10-03

Project P1

TALINNNA TEHNIKAU KÜL
 TARTU ÜHISKÜLAKOOL

2

© Peeter Ellervee CEBE 2010-10-03

Bioimpedance

a) Essentials of the Electrical Bioimpedance EBI

b) The 3-element equivalent of the static EBI

$$Z = R + jX$$

- Where is bioimpedance useful
 - devices that measure cardiac output and circulating blood volume
 - designing systems to monitor patients during surgery or in intensive care
 - investigating the biomechanics of injury and wound healing

TALINNNA TEHNIKAU KÜL
 TARTU ÜHISKÜLAKOOL

3

© Peeter Ellervee CEBE 2010-10-03

Two typical cases of measurement

a) Impedance is measured from two points at a slightly differing frequency

b) The same impedance is measured at (two) essentially different frequencies

TALINNNA TEHNIKAU KÜL
 TARTU ÜHISKÜLAKOOL

4

© Peeter Ellervee CEBE 2010-10-03

EBI measurement using synchronous sampling

The direct current component DC can be determined as $DC = (Re^+ + Re^-) / 2$
 or $DC = (Im^+ + Im^-) / 2$

The real Re and imaginary Im parts of the phasor Z are determined as $Re = (Re^+ - Re^-) / 2$
 and $Im = (Im^+ - Im^-) / 2$

Fig. 2. Synchronous sampling of a single sine wave response. Real part samples Re^+ are designated as filled red dots \bullet and Re^- as unfilled red ones \circ , imaginary part samples Im^+ as filled green squares \blacksquare , and Im^- as unfilled green squares \square .

P. Annus, et al, BEC 2006

5

© Peeter Ellervee CEBE 2010-10-03

Motivation

- Existing implementation
 - The FPGA:
 - selects channels,
 - generates sampling pulses,
 - controls gain,
 - generates excitation,
 - reads samples from digitizers (ADCs),
 - performs math functions, and
 - provides communication with the outside world.
- What can be improved?
 - Channel sampling order
 - On-chip data processing
 - Excitation signal generator
 - Analogue part (ADC)
 - ...

TALINNNA TEHNIKAU KÜL
 TARTU ÜHISKÜLAKOOL

P. Annus, et al, BEC 2006

6

© Peeter Ellervee CEBE 2010-10-03

Digitizing and digital processing of response signal

Fig. 7. a) sampling and processing of the signal, b) FPGA based DSP unit, block diagram with I/O connections and peripheral components

P. Annus, et al, BEC 2006

© Peeter Ellervee CEBE 2010-10-03

Architecture defined by data acquisition

- ✓ High sampling frequency (80 or even 160 MHz)
 - External master clock (stability is very important!)
 - Pipelined data processing
- ✓ PC interface
 - Asynchronous communication inside FPGA

© Peeter Ellervee CEBE 2010-10-03

Architecture defined by data acquisition

- 32-bit registers – 8*3
- 32-bit registers – 8*3
- 16-bit registers – (8*) 3
- 16-bit registers – (8*) 4
- 16-bit register – 1

© Peeter Ellervee CEBE 2010-10-03

Optimizing the dataflow

- ✓ 8 channels & 4 samples per channel
 - Channel after channel – 4 input (buffer) registers
 - 4 samples in row are processed immediately
 - 4 clock-steps to make 3 calculations
 - 3 registers to store intermediate results
 - ➕ no need to sort input data
 - difficulties at some excitation frequencies

© Peeter Ellervee CEBE 2010-10-03

Channel after channel

1 reg (16-bit) | 4 reg (16-bit) | 3 +/- (16-bit) | 3 reg (16-bit) | 3 + (32-bit) | 3*8 reg (32-bit) | 3*8 reg (32-bit)

80 MHz | 1 / 1 (80 MHz) | 4*8 / 32 | 3*8 / 32 (-4/32) | 3*8 / 32 (-4/32) | 3*8 / 32 (-4/32) | 3*8 / 32 (-4/32) | 1 kHz

8 16-bit registers (instead of 57)

© Peeter Ellervee CEBE 2010-10-03

Optimizing the dataflow

- ✓ 8 channels & 4 samples per channel
 - random order – All samples must be stored
 - Extra pipeline stage needed
 - But the rest is the same...
 - ➕ any sampling order can be used
 - sorter and extra buffers needed
 - fast analogue channel selectors needed

© Peeter Ellervee CEBE 2010-10-03

Random sampling order

1 reg (16-bit) | RAM 32*32 | 4*8 reg (16-bit) | 4*8 reg (16-bit) | 3 +/- (16-bit) | 3 reg (16-bit) | 3 + (32-bit) | 3*8 reg (32-bit) | 3*8 reg (32-bit)

80 MHz | 1 / 1 (80 MHz) | 4*8 / 32 | 4*8 / 32 | 3*8 / 32 (~4/32) | 3*8 / 32 (~4/32) | 3*8 / 32 (~4/32) | 3*8 / 32 (~4/32) | 1 kHz

68 16-bit registers (instead of 57)

TALINNA TEHNIIKAÜIKKOO

13

© Peeter Ellervee CEBE 2010-10-03

Is it good enough?

- ✓ 8 channels & 4 samples
 - Some frequencies may still cause the aliasing effect
 - Random access is more stressful for analog mux
- ✓ Wider window?
- ✓ How wide?
- ✓ Resources?
- ✓ Sampling order?

Note: Two channels are assumed for simplicity. Sample order is illustrative.

TALINNA TEHNIIKAÜIKKOO

14

© Peeter Ellervee CEBE 2010-10-03

Reprogrammable sampling order

1 reg (16-bit) | BRAM | BRAM | 4*8*8 reg (16-bit) | 4*8*8 reg (16-bit) | 3 +/- (16-bit) | 3 reg (16-bit) | 3 + (32-bit) | 3*8 reg (32-bit) | 3*8 reg (32-bit)

80 MHz | 1 / 1 (80 MHz) | N*4*8 / N*32 | 4*8 / 32 | 3*8 / 32 (~4/32) | 3*8 / 32 (~4/32) | 3*8 / 32 (~4/32) | 3*8 / 32 (~4/32) | 1 kHz

TALINNA TEHNIIKAÜIKKOO

15

© Peeter Ellervee CEBE 2010-10-03

Collecting & sorting

INPUT BUFFER | DECODER | WRITE ADDRESS | SAMPLE SELECT | SAMPLE MEMORY | DATA IN | DATA OUT

TALINNA TEHNIIKAÜIKKOO

16

© Peeter Ellervee CEBE 2010-10-03

Pipelined data-preprocessing

1st clock cycle | 2nd clock cycle | 3rd clock cycle | 4th clock cycle

READ | CALCULATE | INTEGRATE

TALINNA TEHNIIKAÜIKKOO

17

© Peeter Ellervee CEBE 2010-10-03

Results

- ✓ Spartan3 xc3s1000-4-ft256
 - Channel after channel, optimized dataflow
 - 3 16-bit & 3 32-bit add-subs / 8 16-bit & 48 32-bit reg-s
 - 1499 slices (19%); speed - 105 MHz
 - Random sampling order, optimized dataflow
 - 3 16-bit & 3 32-bit add-subs / 68 16-bit & 48 32-bit reg-s
 - 2124 slices (27%); speed - 98 MHz
 - Random sample order, 8-cycle window
 - 3 16-bit & 32 32-bit add-subs / 29 16-bit & 48 32-bit reg-s
 - 3 BRAMs, 1204 slices (15%); speed - 116 MHz
 - Random sample order, 32-cycle window
 - 3 BRAMs, 1206 slices (15%); speed - 116 MHz
 - Random sample order, 64-cycle window
 - 6 BRAMs, 1207 slices (15%); speed - 116 MHz

TALINNA TEHNIIKAÜIKKOO

18

Future work

- ✓ Utilization of the reprogrammability
 - How to find useful sampling orders?
 - How wide widows are needed?
- ✓ Tighter control of the synthesis process
 - accumulators are multi-cycle operations, etc.
- ✓ Higher sampling speed?
 - Virtex5 xc5vlx110t-1-ff1136: ~220 MHz
 - Two input ADC-s?

- ✓ Thank you for your attention