



Working Plan	۱		
mar'10. TM specifies the initial version of SASI calculation algorithm in Matlab.	$\sum_{i=1}^{n}$		
jun'10. Development of the first simulatable implementation versions of SASI in accordance with the targeted FPGA-based implementation. (Specification in Matlab and behavioral VHDL).			
sep'10 . Proof of concept. Development of the first simplified prototypes of the RTL VHDL and implementation in FPGA.	J		
dec'10. Development of RTL and FPGA implementation. Verification plan development.			
mar'11. Development of the specific signal processor methodology, FPGA optimizations for algorithms implementation and verification methodology.			
may'11. Practical application of the device. Next iterations of the SASI calculation algorithm and development of related methods for EEG signal analysis based brain diagnosis. Decision on the further project development steps (e.g. analog part and new functionality for the device).			
1216 TALLINNA TEHNIKAÜLIKOOL CEBE Centre for Integrated Electronic Systems TALLINN UNIVERSITY OF TECHNOLOGY CEBE And Bornedical Engineering 44	1		



	Credits	
Maksim Jenihhin – coordinator		
Hiie Hinrikus – brain research leader	Peeter Ellervee – design leader	
Jaanus Lass – brain researcher	Maksim Gorev – designer	
Maie Bachmann – brain researcher	Vadim Pesonen – designer	
Hanno Lurje – brain researcher	Dmitri Mihhailov – designer	
Anna Suhhova – brain researcher	Anton Batanov – designer	
Aleksander Sudnitsön – consultant		
Paul Annus – consultant		
1916 TALLINNA TEHNIKAÜLIKOOL CEBE Centre for and Biom	Integrated Electronic Systems edical Engineering 18	